## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In the Patent Application of	)
VOCHULAZII KLIDOCE	) ATTN: APPLICATIONS BRANCH
YOSHIKAZU KUROSE	<i>)</i> )
Serial No. (Unassigned)	
Filed: April 1, 1999	
For: IMAGE PROCESSING APPARATUS AND METHOD OF THE SAME	

## LETTER TO THE OFFICIAL DRAFTSPERSON

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Attached please find a copy of the proposed changes to the drawing(s) in this application, for which the approval of the Examiner is requested. Specifically, Figure 4 has been amended to show "Data Flip Flop (160 bit)".

DATE: April 1, 1999

Respectfully submitted,

ananen

Registration No. 24,104

RADER, FISHMAN & GRAUER, PLLC

Lion Building 1233 20<sup>th</sup> Street, N.W. Washington, D.C. 20036

Tel: (202) 955-3750 Fax: (202) 955-3751




FIG. 2




FIG. 3






FIG. 4







S411ag val DATA

S411a<sub>1</sub> val DATA

FIG. 6





8 413 MEMORY I/F CIRCUIT 5204 CLOCK ENABLER 12.TEXTURE ENGINE CIRCUIT S202<sub>1</sub> SS 1 CLOCK ENABLER S200, CLOCK ENABLER OPERATION DATA S21,

S400a<sub>1</sub> val DATA

FIG. 9

FIG. 10




FIG. 11




FIG. 12

